JPS58163031A - バス割当制御方式 - Google Patents
バス割当制御方式Info
- Publication number
- JPS58163031A JPS58163031A JP4528482A JP4528482A JPS58163031A JP S58163031 A JPS58163031 A JP S58163031A JP 4528482 A JP4528482 A JP 4528482A JP 4528482 A JP4528482 A JP 4528482A JP S58163031 A JPS58163031 A JP S58163031A
- Authority
- JP
- Japan
- Prior art keywords
- central processing
- signal
- processing unit
- sub
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/3625—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a time dependent access
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4528482A JPS58163031A (ja) | 1982-03-20 | 1982-03-20 | バス割当制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4528482A JPS58163031A (ja) | 1982-03-20 | 1982-03-20 | バス割当制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58163031A true JPS58163031A (ja) | 1983-09-27 |
JPS6156543B2 JPS6156543B2 (en]) | 1986-12-03 |
Family
ID=12715005
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4528482A Granted JPS58163031A (ja) | 1982-03-20 | 1982-03-20 | バス割当制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58163031A (en]) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6174049A (ja) * | 1984-09-19 | 1986-04-16 | Hitachi Ltd | 要求選択方式 |
JPS6278604A (ja) * | 1985-10-02 | 1987-04-10 | Hitachi Ltd | プロセス入出力回路共有化装置 |
JPS63106064A (ja) * | 1986-07-30 | 1988-05-11 | プレインツリー システムズ インコーポレイテッド | 複数のデ−タ処理装置間におけるデ−タコントロ−ラ |
-
1982
- 1982-03-20 JP JP4528482A patent/JPS58163031A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6174049A (ja) * | 1984-09-19 | 1986-04-16 | Hitachi Ltd | 要求選択方式 |
JPS6278604A (ja) * | 1985-10-02 | 1987-04-10 | Hitachi Ltd | プロセス入出力回路共有化装置 |
JPS63106064A (ja) * | 1986-07-30 | 1988-05-11 | プレインツリー システムズ インコーポレイテッド | 複数のデ−タ処理装置間におけるデ−タコントロ−ラ |
Also Published As
Publication number | Publication date |
---|---|
JPS6156543B2 (en]) | 1986-12-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0159592B1 (en) | Distributed arbitration for multiple processors | |
US8041870B1 (en) | Method and apparatus for dynamically granting access of a shared resource among a plurality of requestors | |
US4972313A (en) | Bus access control for a multi-host system using successively decremented arbitration delay periods to allocate bus access among the hosts | |
US5274774A (en) | First-come first-serve arbitration protocol | |
EP0298269A2 (en) | Bus arbiter with equitable priority scheme | |
US4896266A (en) | Bus activity sequence controller | |
JPS58163031A (ja) | バス割当制御方式 | |
US4998030A (en) | Circuit to arbitrate multiple requests for memory access | |
US4376975A (en) | Arbitration controller providing for access of a common resource by a plurality of central processing units | |
JPS5836381B2 (ja) | 共用メモリ制御装置 | |
JPS594733B2 (ja) | キヨウツウバスセイギヨカイロ | |
US4594590A (en) | Demand driven access mechanism | |
JP2538874B2 (ja) | 共通バス調停方式 | |
JPH07219891A (ja) | アクセス要求調停装置 | |
JPH10334042A (ja) | バス調停制御装置及びバス調停制御方法並びにバス調停制御プログラムを記録した記録媒体 | |
JP2828995B2 (ja) | データ伝送装置 | |
JPH04250553A (ja) | プログラマブルコントローラ | |
JP2742135B2 (ja) | バス調停装置 | |
JPH04346140A (ja) | 共有メモリのアクセス制御装置 | |
JPS59188721A (ja) | バス構成 | |
JPS6349960A (ja) | バス制御装置 | |
JPS58217071A (ja) | 情報処理システム | |
JPH04168560A (ja) | バス・アービトレーション制御回路 | |
JPS6217263B2 (en]) | ||
JPH04363751A (ja) | マルチcpuシステム |